UVM and Emulation for Test Bench Acceleration

Traditional simulation offers greater modeling flexibility and functionality at the IP and block level but takes too long in isolation. Emulation delivers enormous performance gains at the chip, sub-system, and full system levels.

This article from Tech Design Forum outlines how to get the best of both techniques in a single, unified testbench environment that is reusable and moves from the block to the system level, from simulation to emulation.

Read More

Learn more about how T&VS Services help to present the architectural and modeling requirements for SystemVerilog and UVM testbench acceleration using hardware emulation.