Status Alarming needed attention !

In the Various tier 1 as well as tier 2 Self financing colleges,the Management alone concentrates on the results,boosting University rank holdings and Placements.These are all important.But when an survey has been taken from the students community,they feels that they are less knowledge in their core subjects practically.They wants periodical workshops on technology issues.For eg,the 5 unit comprises of the Industrial case study and programming in ANSYS/CAD/CAM/ASIC,the technology Professionals have to be invited for delivering the units.The students then will have an interaction with them.The recruited as well as non-recruited students are not concentrating on the Final projects.The Surrounding colleges in the zonal level will have to interchange the senior professors for the review in the other colleges.This will make an significant impact on the students project.The project base paper should be from the various International Engineering/Technology Professional societies.A secure Id /authentication should be given to the project batch as well as PG thesis so that it cannot be copied.The best projects should be send to INAE,Technology Entrepreneur cell and various Facilitators of the DST agencies.A Watchdog mechanism from the zonal level have to be created in monitoring the projects from B.tech level to M.tech level.Faculties in the engineering,technology cum management institutions have to post the various assignment problems,lab excercises in the respective department web portal.The students should be given deadlines to meet the tasks.If the student fails to submit with in their deadlines,action have to be taken.This will increase the students confidential levels and status to meet the lab exams and problem oriented papers.This will have a severe impact on the examination results where the institutions achieve performance levels.The problems and lab excersises composed of the unsolved problems in each units prescribed and with the case study in each unit.This form of tasks will boost up to think in a different fashion and work innovatively.Each students ID should have seperate problems which have to be swapped of the numerical values.It's possible to filter the students who are doing well with a single minded devotion and spirit and hence we can coach accordingly.

Dr.Dharmesh Shah (Ph.D.)

Innovative Academic Leader & Startup Mentor: Vice Chancellor, Academician, Charter Engineer, and Industrial Consultant

5 年

Yes this is really alarming. But at the same time we have to see that core academia with support from willing industry experts come together to make it better

要查看或添加评论,请登录

Sampath VP的更多文章

  • Deeplearning what does it fits?

    Deeplearning what does it fits?

    There is a huge enthusiasm for cognitive computing , artificial intelligence , machine learning , deep learning and…

  • Switch to Stand out

    Switch to Stand out

    Bharath Semiconductor Society which emphasis on the ESDM, Semiconductor, entrepreneurship,MSMEs and academics. Since…

    1 条评论
  • ASIC RTL vs FPGA RTL

    ASIC RTL vs FPGA RTL

    The biggest difference between RTL design for ASIC and RTL design for FPGA is that ASICs are custom-designed integrated…

  • DV TALK 31ST AUGUST DONT MISS IT!

    DV TALK 31ST AUGUST DONT MISS IT!

    DV TALK Greetings from Bharath Semiconductor society.Bharath Semiconductor Society of India was established in 2022 as…

    3 条评论
  • RTL Coding in FPGA

    RTL Coding in FPGA

    Module designers shall have detailed view of the design down to function/major component level for near-accurate…

  • Transaction layer of PCIe

    Transaction layer of PCIe

    Transaction layer Transaction layer’s primary responsibility is to create PCI Express request and completion…

  • Deep learning designs

    Deep learning designs

    DL designs for training can be a large size due to the shear amount of high precision MACs, memory routing, and…

  • PCIe Equalization phases

    PCIe Equalization phases

    Equalization is a critical aspect of PCIe technology that ensures the integrity of data transmission in increasingly…

  • PCIe Equalization

    PCIe Equalization

    · PCIe 3.0: Gen 3 introduced static equalization, primarily performed by the transmitter using 128/130 encoding.

  • PCIe Enumeration

    PCIe Enumeration

    PCIe enumeration is the process of detecting the devices connected to the PCIe bus. switches and endpoint devices are…

社区洞察

其他会员也浏览了