Simplify Mixed-Signal SoC Verification and Debug
Analog and mixed-signal verification has always been a challenge for design and verification engineers. It has become tedious with the increasing complexity of SoC designs. Because the analog behavior of key design blocks cannot be simulated effectively using traditional verification methodologies, new methodologies and solutions like real number modeling (RNM) for analog functional blocks are getting rapid traction.?
Cadence has long been a leader in analog and mixed-signal verification. The Xcelium? Logic Simulator provides easy integration of analog and digital blocks, high-performance RNM, and easy and fast debug for mixed-signal verification. It is important that an RNM solution eases the replacement of the real number model with an equivalent block implementation (Spice or Verilog AMS), which allows verification with different levels of abstraction.
Learn how Cadence is providing effective verification and debug methodologies using RNM of analog blocks for mixed-signal SoC verification.
Wed, Sep 8, 10:00am PDT | 1:00pm EDT