Welcome to the new RISC-V International newsletter, where you can discover the latest from the RISC–V? community, including news, events, technical developments, and training opportunities!
News
Discover the latest industry news on the RISC-V news page.?
Events
??? Register today and take advantage of our Buy 1, Get 1 50% Off BOGO deal—perfect for you and a friend! Secure your spot now and be part of the innovation revolution.
- The 4th RISC-V Summit China 2024 was successfully held in Hangzhou from August 21st to 23rd. This summit brought together over 100 key enterprises and research institutions, approximately 3,000 in-person participants, and more than 20 co-events.
Technical Development
Recently Ratified Specifications
- Double Trap: a double trap occurs when a second exception or interrupt happens while the system is still handling a previous trap, leading to critical errors and loss of data, which is especially challenging during the early phase of trap handling. The ISA Double Trap Extensions, Ssdbltrp and Smdbltrp, are designed to address these issues by enabling critical error handling across different privilege modes. You can find the ratified specification here.
Specifications in Public Review
- RVA23/RVB23 Profiles: the RVA23 profile standardizes 64-bit RISC-V application processors for broad software compatibility, while RVB23 targets customized 64-bit processors, focusing on flexibility for specialized OS builds.
- Privileged Specification 1.13: the Machine-Level ISA and Supervisor-Level ISA (Version 1.13) chapters in the Privileged Architecture ISA Manual (Volume II) detail the RISC-V privileged architecture, including the instructions and functionalities necessary for operating systems and external device support.
- Nexus-based Trace (N-Trace), Trace Control Interface and Trace Connectors: RISC-V N-Trace is based on the IEEE-5001 Nexus Standard and provides a complete trace system for RISC-V cores, enabling detailed program flow tracking and debugging across SoC/MCU designs. The Trace Control Interface Specification defines the trace control interface and the Trace Connectors, outlines connectors for external trace probes.
You can follow the progress of the extensions development here.
Training?
Subscribe to the RISC-V LinkedIn newsletter for regular updates on the latest news, events, technical developments, and training.?
Quick Links: