Protocol Overview
Aakash Patel
VLSI | SV | UVM | BUSINESS | SUCCESS | DREAM ?? |Design Verification Engineer
=> Set of rules for the various phases of transfer between master & slave components.
2. peripheral.