One-Stop Shop Platform:  OTP/PUF-based Security Solutions

One-Stop Shop Platform: OTP/PUF-based Security Solutions

eMemory and PUFsecurity Offer Total Solution to Fulfill SoC Security Needs Across All Platforms

Leveraging eMemory’s outstanding Anti-fuse OTP (NeoFuse) technology and the versatile IP process platform, a wide range of PUF-based security solutions have been invented. These solutions exhibit extensive availability across multiple foundries and process nodes, empowering a secure and optimized SoC design flow.

No alt text provided for this image

Advantages of NeoFuse OTP

NeoFuse, developed by eMemory, offers a host of advantages that make it a robust storage foundation for all types of SoC and enable advanced security. Modern SoCs have been asked to perform more functions under various circumstances, hence, resulting in more complicated designs than ever. A sufficient size of reliable, in-field programmable and safe OTP is required to complement the design. NeoFuse is customizable for a wide range of capacities, providing customers with more diverse storage allocations, such as keys, boot codes and code patches, to enable more flexible applications, such as trimming, calibration, lifecycle management, secure boot/debug, etc. With the guaranteed yield, NeoFuse presents as the most reliable OTP solution for designs in the advanced process node. More importantly, NeoFuse preserves an outstanding characteristic that the capacity increase’s impact on the IP is minimal.

Invisible and Inherent Resistance to Invasive Attacks

Firstly, in contrast of eFuse, the mechanism of NeoFuse/NeoPUF make its physical difference between programmed and unprogrammed unit invisible, which make it a safer choice compared to eFuse.

No alt text provided for this image
Cost Efficient
No alt text provided for this image

Secondly, compared to eFuse, NeoFuse boasts a superior cost structure with a more competitive IP size, particularly in advanced nodes.?





Boot Code Patch
No alt text provided for this image

Third, NeoFuse enables Boot Code Patch, granting higher design flexibility and faster time-to-market, resulting in cost savings from mask repair and time savings from making wafer manufacturing and software development in parallel.

?

Support In-field Programming
No alt text provided for this image

Lastly, NeoFuse supports in-field programming, eliminating the need for an extra pin and protection design, which would otherwise lead to additional chip costs, making it an efficient and cost-effective solution overall.





Comprehensive Support at System Level

Utilizing the benefits of NeoFuse OTP, we have effectively addressed numerous customer pain points. On top of our reliable Hard IPs, we offer an enhanced premium solution featuring a variety of Soft IPs at the system level. This comprehensive offering exceeds our customers' expectations, guaranteeing a fortified SoC system with state-of-the-art security features, ensuring a trusted and secure operation.

No alt text provided for this image

As a system helper, our deliverables encompass all fundamental IP requirements, categorized into three parts, enabling swift and effortless integration into SoC architectures.

Controller/Wrapper

(1)??Built-in Register Interface applied on Memory Mapping:

With the availability of built-in memory mapping, 1 set for Secure OTP, up to 4 sets for PUFrt and PUFcc, our customers can effortlessly find the optimal combination for safer and more secure data processing by appropriately dividing blocks to meet their specific system requirements.

(2)??Waveform Creator by modes or address/data:

To simplify the intricately embedded waveform creation process, we have proactively addressed analog waveform changes within the engraved process.

Verification and Test Methodology

(1)??Behavioral Models:

We provide user-friendly Behavioral Models support both Verilog and FPGA, which are designed to streamline verification.

(2)??Regression Test Methodology:

We provide testing processes from the initial design stage to tape out, to ensure a smooth implementation start.

Furthermore, our security package can link to many security functions depending on the customer’s needs. There are three powerful security functions designed for customers to choose from during the design flow process, which benefit streamlining secure boot, smoothing the entire process from the power-on to the system-ready stage, and against backdoor attacks.

Add-ons

(1)??Autoload

In a secure boot flow, hardware initialization and preparation are crucial for trusted system operation. However, unstable power levels and inaccurate timings can prevent the chip from functioning properly during the initial wake-up period. Traditionally, additional circuits were required to tackle this issue, resulting in increased design time and costs.

PUFsecurity's autoload function is available for Secure OTP, PUFrt and PUFcc. Autoload solved above problems without any time or cost penalties, providing a seamless and efficient solution for initiating the secure boot process.

(2)??Secure Boot

Secure Boot is a security standard developed by members of the PC/Server industry to help make sure that your PC/Server boots use only software that is trusted by the PC/Server manufacturer. To prevent potential attacks from corrupting user data, modifying product functionalities, or accessing user privacy during the software/firmware boot process, PUFsecurity’s Secure Boot establishes a chain of trust, verifying the integrity and authenticity of code during the boot process.

With crypto coprocessor PUFcc at its core, incorporating PUF, OTP, TRNG, PUFsecurity’s Secure Boot provides robust security, including pre-installed certificates and provision keys which are protected by tamper-resistant hardware mechanisms, safeguard your product against unauthorized downloads, compromised signing keys, and customer-specific functionality theft.

(3)??Secure Debug

Serving as a companion to Secure OTP, PUFrt or PUFcc, PUFsecurity’s Secure Debug supports secure debug functions and ensures robust protection against potential backdoor attacks through the Debug Access Port (DAP) and the Access Port (AP) on the chip. The DP acts as a bridge for external debuggers to enter the secure debug mode, while all interface accesses are securely performed using scan chains driven by Secure Debug’s TAP. The AP is called AHB-AP, and is unlocked through the certificate or password. With an included AHB5 master, the AHB-AP is integrated to the system through an AHB bus.

No alt text provided for this image

One-Stop Shop Platform: OTP/PUF-based Security Solutions

From NeoFuse to PUF-based security solutions, eMemory and PUFsecurity present a total solution platform with robust Anti-fuse OTP as e-fuse replacer and the most comprehensive and customizable security IP design kits.


For more information on our solutions or if you have any questions regarding how we can meet your specific requirements, please don't hesitate to get in touch with us. We are happy to provide the best possible solutions for your needs.



Learn more about our security solutions: https://www.pufsecurity.com/products/

Questions for PUF-based Solutions:?[email protected]

要查看或添加评论,请登录

PUFsecurity的更多文章

社区洞察

其他会员也浏览了