My first Bandgap Reference

Mohammad Tahmid Hassan Mohammad Tahmid Hassan

Mohammad Tahmid Hassan

ICs | Golden Residency Holder in the UAE| M.Sc Student at Khalifa University Check out my profile for interesting updates and projects!

发布日期: 2024年7月28日
+ 关注

On Xschem, using the Sky130 PDK from SkyWater Technology , I have attempted to create a bandgap reference

Schematic for the bandgap reference


The plot of the temperature sweep simulation

.As can be seen the voltage output at 30 degrees Celsius is about 900 mV, the temperature coefficient of the output is around 1.5 mV / degree Celsius from -40 degrees Celsius to +40 degrees Celsius. This translates to around 5 ppm/ degree Celsius at 20 degree Celsius.

The output is at least 800 mV from -40 degrees Celsius to 90 degrees Celsius. From 80 degrees Celsius onwards, the output rapidly falls to 50 mV at 120 degrees Celsius. The max voltage reached is around 930 mV at a temperature of 50 degrees Celsius.

My VLSI Blog My VLSI Blog

My VLSI Blog

123 位关注者

订阅

要查看或添加评论，请登录

Mohammad Tahmid Hassan的更多文章

  • How have I parameterized my carry -save Adder?
    2024年11月8日

    How have I parameterized my carry -save Adder?

    module design2 #(parameter WIDTH = 32) (input logic [(WIDTH-1):0] a,b,c, output logic [(WIDTH+1):0] out); logic…

  • Creating a 4 bit carry look ahead adder
    2024年7月26日

    Creating a 4 bit carry look ahead adder

    GDS file for the adder The code I used for this project is as follows: module demo8 ( input [3:0] a, input [3:0] b…

  • Creating a priority encoder on OpenLane
    2024年7月26日

    Creating a priority encoder on OpenLane

    On the OpenLane platform from The OpenROAD Project , the following code is added: module demo7 ( input [7:0] i, output…

  • Creating a priority encoder on OpenLane
    2024年7月24日

    Creating a priority encoder on OpenLane

    On the OpenLane platform from The OpenROAD Project , the following code is added: module demo7 ( input [7:0] i, output…

  • VHDL code for a d flip-flop
    2024年1月31日

    VHDL code for a d flip-flop

    Here is my VHDL code for a d flip-flop. Originally, I put the conditions (the if statements) separately.

    1 条评论

社区洞察

其他会员也浏览了