LTP fsm HDL to RTL ,gate netlist,45ns

LTP fsm HDL to RTL ,gate netlist,45ns

This article is about the comparison of rtl from different tools for earlier design level to pulse converter. Please refer the article https://www.dhirubhai.net/pulse/level-to-pulse-converter-manish-meshram/ for more details. It is continuous part of that article only.

Here i took the fsm code of moore m/c and mealy m/c and try to get the rtl from dc synopsys and rc complier from cadence, for check how these tool maps the code into better rtl. The snaps from dc and rc compiler for moore and mealy sequentially.

No alt text provided for this image

It is dc generated rtl for moore fsm, looks lots of cell are there, from cell report it is around 15 cells, if you remeber the manual map design for the same tooks only 2 flops and 2 gates for ref i shown below.

No alt text provided for this image

its critical path, from dc tool itself.

No alt text provided for this image

now from cadence tool rtl comes as similar as this, take a look

No alt text provided for this image

but it took less number of cells, only 14 , here looks cadence mapping in better way.

Now same for mealy, what i got is as below.

No alt text provided for this image
No alt text provided for this image

it shows the critical path, from rtl schematic number of cells are 7

No alt text provided for this image

from rc compiler , total cells are 5, here also cadence is little better rtl mapper,

one might wondering, tcl script or technology i may set wrong which result in diff cell number, but i used same technology for all rtl transfer and same hdl code, with all proper setting of optimization. hope you get what i mean. Please do comment, like. I will bring similar articles for you.

要查看或添加评论,请登录

Manish Meshram的更多文章

  • For design services Please contact us

    For design services Please contact us

    Please contact us for Designing or consulting for frontend vlsi and Electronics design.

  • Current limiting circuit

    Current limiting circuit

    It is current limiting circuit with opamp and mosfet, can be used with ac and dc supply .circuit diagram pcb layout has…

  • Pre-Post rtl simulation a case study

    Pre-Post rtl simulation a case study

    The point is that i am not good skill writer/editor, but still some one may find this article useful, please excuse if…

  • SpyGlass CDC review test 1

    SpyGlass CDC review test 1

    To have review for spyglass cdc, first we need code, here i attached 2 codes 1] cdc_test2.v is top 2] clk_rst_unit1.

  • HDL code Linting first review test

    HDL code Linting first review test

    with what i need to start ? this is main question, let me put my opinion about it, means about linting. It is a process…

    2 条评论
  • AXI stream m<>s interface RTL design

    AXI stream m<>s interface RTL design

    ?The AXI4 Stream I/F has a high grade of flexibility, it has some signals that are required and many that are optional.…

    6 条评论
  • NEORV32 RISC-V RTL compiled / sim

    NEORV32 RISC-V RTL compiled / sim

    First take a look of the simulated waveform, then i will tell, what i found interesting in it, obviously it not direct…

  • AXI GPIO RTL design

    AXI GPIO RTL design

    you can find the verilog code with test-bench at my GitHub space. https://github.

  • Calculator for fifo depth, code generation

    Calculator for fifo depth, code generation

    Code is build in matlab for calculations and code generation [is not completed yet], will soon completed with…

社区洞察