登录查看更多内容

Functional ECO involves Design Wares

HEIDI ZHENG

Manager at NanDigits, Functional Netlist ECO, Functional Safety Fault Verification

发布日期: 2020年6月25日

Design Ware instance names can be changed during Synopsys DC synthesis. It will cause trouble in functional ECO if the RTL changes involve the Design Ware instances. For example, Conformal ECO would add lots of redundant gates if the Design Ware instances are not one to one mapping in two netlists. While GOF can solve this issue by remapping the Design Ware instances in ECO. Check this out in more detail.

要查看或添加评论，请登录

HEIDI ZHENG的更多文章

Dynamic Spectrum of Functional ECOs

2025年3月2日

Dynamic Spectrum of Functional ECOs

In the dynamic world of integrated circuit design, flexibility and adaptability are paramount. Functional ECOs are the…
Debugging Boundary Optimization in Gate-Level Simulation

2025年2月17日

Debugging Boundary Optimization in Gate-Level Simulation

During the Place & Route (P&R) stage, backend tools may alter the phase of a port. This can result in a bus port having…
Boosting Productivity: AI-Powered ECO Scripting in VS Code with the GOF Platform

2025年2月8日

Boosting Productivity: AI-Powered ECO Scripting in VS Code with the GOF Platform

The GOF Platform has revolutionized engineering workflows by seamlessly integrating with the popular Visual Studio Code…
Modifying Flip-Flop Behavior Post-Mask: Challenges and Solutions

2025年1月30日

Modifying Flip-Flop Behavior Post-Mask: Challenges and Solutions

In the realm of integrated circuit design, the pre-mask design phase offers flexibility in modifying circuit elements…
Finding the Root Cause of Non-Equivalence in Hierarchical Designs

2025年1月19日

Finding the Root Cause of Non-Equivalence in Hierarchical Designs

When debugging non-equivalence issues in complex circuits, the root cause might not be in the module where the issue is…
Streamlining Functional Changes with DFT-Aware ECO in GOF ECO

2025年1月12日

Streamlining Functional Changes with DFT-Aware ECO in GOF ECO

Introduction GOF ECO provides a streamlined solution for designers to implement functional changes in digital designs…
Streamlining Netlist ECO with AI-Powered Image Processing

2025年1月6日

Streamlining Netlist ECO with AI-Powered Image Processing

The fast-paced nature of IC design often leads to ECO specifications being delivered as images accompanied by brief…
RTL-to-RTL Comparison with AI Agent

2024年12月29日

RTL-to-RTL Comparison with AI Agent

In traditional netlist ECO processes commonly used in IC design workflows, various teams collaborate, including RTL…
Multi-Step LEC for Complex Functional ECO Debugging

2024年12月21日

Multi-Step LEC for Complex Functional ECO Debugging

Complex IC designs often require multiple steps to debug and verify equivalence between the RTL and gate-level…
Maximizing Metal-Only ECOs: Techniques for Inserting Logic Without Spare Gate Integration

2024年12月11日

Maximizing Metal-Only ECOs: Techniques for Inserting Logic Without Spare Gate Integration

Metal-Only ECO with Limited Spare Gate Integration When a bug is discovered during chip testing, an functional netlist…

1 条评论

See all articles

Functional ECO involves Design Wares

HEIDI ZHENG

Manager at NanDigits, Functional Netlist ECO, Functional Safety Fault Verification

HEIDI ZHENG的更多文章

社区洞察

其他会员也浏览了

Process flow of Rigid-Flex PCB 2

DESIGNERS TALKING TO FAB HOUSES

"Heroic Design & Signal Integrity Analysis in PCB: 7 Concrete Proofs of Excellence in Mirror ISP pcb design Layout"

Adding FSM to Processor RTL-Processor Design Series-Final Edition

The Importance of Gold Finger PCB to Memory Modules

How to Choose A Fixture for Double-Sided Mixed PCBA During Wave Soldering

How to make your own ESP32 breakout board with

How to Reverse Engineer A PCB Board?

Waveform display with Xschem

HEIDI ZHENG的更多文章

Dynamic Spectrum of Functional ECOs

Debugging Boundary Optimization in Gate-Level Simulation

Boosting Productivity: AI-Powered ECO Scripting in VS Code with the GOF Platform

Modifying Flip-Flop Behavior Post-Mask: Challenges and Solutions

Finding the Root Cause of Non-Equivalence in Hierarchical Designs

Streamlining Functional Changes with DFT-Aware ECO in GOF ECO

Streamlining Netlist ECO with AI-Powered Image Processing

RTL-to-RTL Comparison with AI Agent

Multi-Step LEC for Complex Functional ECO Debugging

Maximizing Metal-Only ECOs: Techniques for Inserting Logic Without Spare Gate Integration

社区洞察

其他会员也浏览了

Process flow of Rigid-Flex PCB 2

DESIGNERS TALKING TO FAB HOUSES

"Heroic Design & Signal Integrity Analysis in PCB: 7 Concrete Proofs of Excellence in Mirror ISP pcb design Layout"

Adding FSM to Processor RTL-Processor Design Series-Final Edition

The Importance of Gold Finger PCB to Memory Modules

How to Choose A Fixture for Double-Sided Mixed PCBA During Wave Soldering

How to make your own ESP32 breakout board with

How to Reverse Engineer A PCB Board?

Waveform display with Xschem