DV TALK 31ST AUGUST DONT MISS IT!

DV TALK 31ST AUGUST DONT MISS IT!

Sampath VP Sampath VP

Sampath VP

ASIC/FPGA Design Professional | SoC Architecture | Technology Evangelist | IEEE Reviewer|

发布日期: 2024年8月17日
+ 关注

DV TALK


Greetings from? Bharath Semiconductor society.Bharath Semiconductor Society of India was established in 2022 as a nonprofit society which emphasis on the ESDM,Semiconductor, entrepreneurship,MSMEs and academics.Bharath Semiconductor Society of India Vision is to facilitate ESDM and semiconductor and allied supply chain growth,to boost the talent market by up skilling in the semiconductor space.Bharath Semiconductor Society of India has long standing relationship with product and service companies to provide with the most advanced and suitable technology solutions and services.

Sampath VP

ASIC/FPGA Design Professional | SoC Architecture | Technology Evangelist | IEEE Reviewer|

7 个月

  • 该图片无替代文字
赞
回复
1 次回应
Sampath VP

ASIC/FPGA Design Professional | SoC Architecture | Technology Evangelist | IEEE Reviewer|

7 个月

Thanks to kcg college of engineering management staff and faculty chennai

赞
回复
1 次回应
Sampath VP

ASIC/FPGA Design Professional | SoC Architecture | Technology Evangelist | IEEE Reviewer|

7 个月

https://docs.google.com/forms/d/e/1FAIpQLSfY6aZJBcMjZfjNmGs_Kqk8EefYvC86UaDF4hzzfqADGuWcSg/viewform

赞
回复
查看更多评论

要查看或添加评论，请登录

Sampath VP的更多文章

  • Deeplearning what does it fits?
    2025年2月20日

    Deeplearning what does it fits?

    There is a huge enthusiasm for cognitive computing , artificial intelligence , machine learning , deep learning and…

  • Switch to Stand out
    2024年9月11日

    Switch to Stand out

    Bharath Semiconductor Society which emphasis on the ESDM, Semiconductor, entrepreneurship,MSMEs and academics. Since…

    1 条评论
  • ASIC RTL vs FPGA RTL
    2024年8月29日

    ASIC RTL vs FPGA RTL

    The biggest difference between RTL design for ASIC and RTL design for FPGA is that ASICs are custom-designed integrated…

  • RTL Coding in FPGA
    2024年6月10日

    RTL Coding in FPGA

    Module designers shall have detailed view of the design down to function/major component level for near-accurate…

  • Transaction layer of PCIe
    2024年5月31日

    Transaction layer of PCIe

    Transaction layer Transaction layer’s primary responsibility is to create PCI Express request and completion…

  • Deep learning designs
    2024年5月30日

    Deep learning designs

    DL designs for training can be a large size due to the shear amount of high precision MACs, memory routing, and…

  • PCIe Equalization phases
    2024年5月30日

    PCIe Equalization phases

    Equalization is a critical aspect of PCIe technology that ensures the integrity of data transmission in increasingly…

  • PCIe Equalization
    2024年5月29日

    PCIe Equalization

    · PCIe 3.0: Gen 3 introduced static equalization, primarily performed by the transmitter using 128/130 encoding.

  • PCIe Enumeration
    2024年5月28日

    PCIe Enumeration

    PCIe enumeration is the process of detecting the devices connected to the PCIe bus. switches and endpoint devices are…

  • Important rules in RTL-Signoff
    2024年5月6日

    Important rules in RTL-Signoff

    Before the RTL-Signoff template was applied on any of the blocks, the selected rules were surveyed to determine if…

社区洞察

其他会员也浏览了