Building a RISC-V CPU Core

Building a RISC-V CPU Core

It was my great pleasure to team up with the Linux Foundation and RISC-V International to deliver learning content for the hardware-curious:

Building a RISC-V CPU Core is a crash course in digital logic design and basic CPU microarchitecture. Using the Makerchip online integrated development environment (IDE), you will implement everything from logic gates to a simple, but complete, RISC-V CPU core. You will be amazed by what you can do using freely-available online tools for open source development. You will familiarize yourself with a number of emerging technologies supporting an open-source hardware ecosystem, including RISC-V, Transaction-Level Verilog, and the online Makerchip IDE.
Makerchip screenshot

After almost 20 years using EDA tools from the "Big-3," it's part of my mission with Redwood EDA to make circuit design more accessible. My colleagues in academia confirm my concerns that students interested in hardware are often turned off by their experience with EDA tools and change majors. I'm honored that the Linux Foundation and RISC-V International have recognized that the TL-Verilog ecosystem is answering this call.

And, BTW, for those who are not new to the game, this course will open your eyes to the new culture and set you up to learn advanced techniques in future courses or by way of other online material.

I'm enjoying watching news articles pop up today, three new ones as I typed this up. So far, I see: Linux Foundation, TechRepublic, yahoo!finance, TecHRseries, Cision PR Newswire, Sydney News Today, and ZDNet. Very cool!

Oh, yeah, here's the course. Let me know how it goes for you.

Piyush Mishra

Google || Intel || Qualcomm || BITS || MNNIT

3 年

TL Verilog is exciting .....And the Course too??

Eduardo Corpe?o

Electrical & Computer Engineer, Creator of the world-renowned Brainfuino platform.

4 年

Steve Hoover that looks fantastic, man! I'm definitely enrolling.

回复
Eduardo Corpe?o

Electrical & Computer Engineer, Creator of the world-renowned Brainfuino platform.

4 年
回复
Thad Meyer

Senior Design Engineer | IoT | RISC-V | DSP | Embedded | EdgeAI

4 年

Keep up the good work, Steve Hoover!

要查看或添加评论,请登录

Steve Hoover的更多文章

  • Designing for Tiny Tapeout in Makerchip

    Designing for Tiny Tapeout in Makerchip

    Tiny Tapeout is a perfect example of what happens when a community comes together to change the status quo. When you…

    6 条评论
  • AES Encryption Taped Out in Days

    AES Encryption Taped Out in Days

    AES encryption is the go-to standard for symmetric key encryption. It can be implemented with reasonable performance in…

    8 条评论
  • How to Build a RISC-V CPU with Custom Instructions

    How to Build a RISC-V CPU with Custom Instructions

    Perhaps you expected this to be a long article. It's not.

    3 条评论
  • Claude (AI) Codes a RISC-V Core in TL-Verilog

    Claude (AI) Codes a RISC-V Core in TL-Verilog

    (with Blooper Reel) TL;DR TL-Verilog has the promise to help humans and LLMs collaborate effectively and safely on…

    6 条评论
  • Oops! I Made Another Language

    Oops! I Made Another Language

    Introducing the M5 Macro Preprocessor I seem to have developed a bad habit over the years of creating new software and…

    4 条评论
  • The Role of Clock Gating

    The Role of Clock Gating

    Perhaps you've heard the term "clock gating" and you're wondering how it works, or maybe you know what clock gating is…

    15 条评论
  • FPGA-Accelerated Genomics From Your Browser

    FPGA-Accelerated Genomics From Your Browser

    Introduction You might think "FPGA-accelerated genomics from your browser" would be an expensive commercial service…

    8 条评论
  • Visual Debug for Formal Verification

    Visual Debug for Formal Verification

    The dream of 100% confidence is compelling for silicon engineers. We all want that big red button to push that…

    10 条评论
  • What Students are up to with TL-Verilog in GSoC 2021

    What Students are up to with TL-Verilog in GSoC 2021

    Four students in Google Summer of Code 2021 are using TL-Verilog to open doors for the open-source silicon community…

    3 条评论
  • Another Exciting Summer for TL-Verilog in Google Summer of Code

    Another Exciting Summer for TL-Verilog in Google Summer of Code

    I'd like to congratulate Bala Dhinesh, Ninad Jangle, Nitin Mishra, and Vineet Jain on their acceptance into Google…

    1 条评论

社区洞察

其他会员也浏览了