Announcing Xcelium Apps

Announcing Xcelium Apps

Today,?we?announced Xcelium Apps, a portfolio of domain-specific technologies implemented natively on the?Xcelium?Logic Simulator kernel that enable automotive, mobile, and hyperscale design teams to achieve the highest verification performance. By mixing and matching Xcelium Apps, customers can achieve up to a 10X regression throughput improvement.

The Xcelium Apps today are:

  • Machine Learning: The Xcelium Machine Learning (ML) App utilizes proprietary ML technology to reduce regression times by learning from previous regression runs and guiding the Xcelium randomization kernel to either achieve the same coverage with significantly fewer simulation cycles or catch more bugs around specific coverage points of interest.
  • Mixed Signal: The Xcelium Digital Mixed-Signal (DMS) App enables native co-simulation with Cadence Spectre SPICE analog simulation, as well as advanced SystemVerilog Real Number Model-based simulation.
  • Multi-Core: The Xcelium Multi-Core (MC) App significantly reduces runtime for long-running high activity tests by multi-threading the Xcelium kernel, for example, on gate-level design for test (DFT) simulations.
  • Safety: The Xcelium Safety App enables serial and concurrent fault simulation, which, when combined with Cadence’s safety verification full flow that’s comprised of Jasper Safety, vManager Safety, and Midas Safety Planner, enables the highest performance safety campaign execution for ISO 26262 compliance.
  • Power Playback: The Xcelium PowerPlayback App enables the massively parallel Xcelium replay of waveforms captured by Palladium emulation onto a timing-annotated gate-level netlist for glitch-accurate power estimation of multi-billion gate SoC designs.
  • X-Pessimism Removal: The Xcelium X-Pessimism Removal (XPR) App shortens debug time by using advanced algorithms to make the propagation of “X” values in simulation more accurate.

Read more...

要查看或添加评论,请登录

Paul McLellan的更多文章

  • EDAgraffiti Returns

    EDAgraffiti Returns

    I am still writing blog posts. I decided to resurrect my old blog name, EDAgraffiti, but no longer at the old website…

    4 条评论
  • EDAgraffiti Returns

    EDAgraffiti Returns

    I am still writing blog posts. I decided to resurrect my old blog name, EDAgraffiti, but no longer at the old website…

  • 4nm 112G-ELR SerDes PHY IP

    4nm 112G-ELR SerDes PHY IP

    That's a lot of buzzwords! I assume you already know that SerDes stands for serializer-deserializer. It is an IP block…

  • DesignCon: Boston Dynamics' Keynote...Plus Spot

    DesignCon: Boston Dynamics' Keynote...Plus Spot

    I wrote about Ben Gu's keynote from DesignCon earlier this week in my post DesignCon: Ben Gu's Keynote. Today it is the…

  • How to Make Chiplets a Viable Market

    How to Make Chiplets a Viable Market

    At the recent Chiplet Summit, there was a panel session on the last afternoon titled How to Make Chiplets a Viable…

  • DesignCon: Ben Gu's Keynote

    DesignCon: Ben Gu's Keynote

    There were two keynotes during DesignCon, one by Ben Gu, Cadence's VP of the System Analysis business, and the other by…

  • DATE 2023 in Antwerp Preview

    DATE 2023 in Antwerp Preview

    Design and Test Europe (DATE) is coming up in April. It will be in person and it will be in Antwerp.

  • Chiplet Summit: Challenges of Chiplet-Based Designs

    Chiplet Summit: Challenges of Chiplet-Based Designs

    I wrote the first post, The Chiplet Summit, from the recent Chiplet Summit in San Jose, If you have not seen that, you…

  • Design in a System Context

    Design in a System Context

    If you ask pretty much anyone what Cadence does, the first thing they are likely to mention is providing EDA tools for…

  • Where Is My Flying Car?

    Where Is My Flying Car?

    I recently came across an excellent book, Where Is My Flying Car? by J. Storrs Hall.

    1 条评论

社区洞察