In our previous post, we demonstrated how we use GDB from the RISC-V tool chain as our primary hardware debugger. This post talks about how we leveraged the RISC-V ecosystem to build a new verification methodology.
RISC-V has disrupted how chips are designed and architected, can it also disrupt Verification?