登录查看更多内容

Last updated on 2024年6月30日

How do you reduce the common-mode voltage and the EMI noise in PWM converters using space vector modulation?

由人工智能和领英社区提供技术支持

Pulse width modulation (PWM) converters are widely used in power electronics applications, such as motor drives, renewable energy systems, and power supplies. However, PWM converters also generate common-mode voltage (CMV) and electromagnetic interference (EMI) noise, which can affect the performance and reliability of the converter and the load. How do you reduce the CMV and the EMI noise in PWM converters using space vector modulation (SVM)?

此文章中的业界达人

由社区从 7 条内容中精选。了解更多

1 What is SVM?

SVM is a technique that controls the switching of the power devices in a PWM converter based on the position and magnitude of the reference voltage vector. SVM can generate different switching patterns or sequences, which can influence the CMV and the EMI noise of the converter. SVM can also achieve higher voltage utilization and lower harmonic distortion than conventional PWM methods.

添加您的观点

Johannes Büdel

Elektrische Energiespeicher & Antriebssysteme | Wissenschaftlicher Mitarbeiter @TH Aschaffenburg | Home Barista ?
举报内容
Eine der Herausforderungen bei der Anwendung von SVM in PWM-Wandlern besteht darin, die richtige Balance zwischen der Reduzierung von CMV und EMI-Rauschen und der Aufrechterhaltung einer hohen Spannungsausnutzung und geringen harmonischen Verzerrung zu finden. Zukünftige Trends k?nnten die Entwicklung von fortgeschrittenen Modulationstechniken umfassen, die eine noch effizientere Rauschunterdrückung erm?glichen.

已翻译

赞
Sneha Narasimhan

PhD Candidate | Graduate Research Assistant | VP - Student Leadership Council at FREEDM Systems Center | LinkedIn - Top Electrical Engineering Voice
举报内容
Space Vector Modulation (SVM) is a technique used to control the switching of power devices in a Pulse Width Modulation (PWM) converter based on the position and magnitude of the reference voltage or current vector. Additionally, adjusting the switching pattern can impact common-mode emissions and the switching loss of the power converter.

已翻译

赞
Waleed Sahhary

Chief Executive Officer at BWS e-Mobility Technologies GmbH, Specialist in Artificial Intelligence Basesd Electric Power Train Design and Manufacturing, Senior Consultant Electric Vehicles
举报内容
Es gibt mehrere M?glichkeiten, die Gleichtaktst?rung zu unterdrücken bzw. zu reduzieren. Bei Injektion von einem Zero-Sequence-Vector, der eine Gegenspannung darstellt, die zum Eleminieren der St?rung beitr?gt. Bei SVPWM werden nicht die Standard aktiven Vektoren ausgew?hlt, wie z.B. 0,7,1 and 2 im Sektor 1, sondern es wedren Vektoren von benachbarten Sektoren ausgew?hlt, die mathematisch die gleiche geometrische Summe ergeben, allerdings deren resultierende Spannung zum UNterdrucken der Gleichtaktspannung führt.

已翻译

赞

2 How does SVM affect CMV?

CMV is the voltage difference between the converter output terminals and the ground. CMV can cause bearing currents, insulation degradation, and common-mode currents in the load. The CMV of a PWM converter depends on the switching state of the power devices and the parasitic capacitances of the converter and the load. SVM can reduce the CMV by minimizing the switching state changes and selecting the switching sequences that have zero or low CMV levels.

添加您的观点

Johannes Büdel

Elektrische Energiespeicher & Antriebssysteme | Wissenschaftlicher Mitarbeiter @TH Aschaffenburg | Home Barista ?
举报内容
In einem ideal isolierten System führt die Gleichtaktspannung zu keinem Stromfluss. Allerdings gibt es in der Praxis kapazitive Umladestr?me, die durch die Isolation der Wicklung oder die Lager der verbundenen elektrischen Maschine entstehen. Um die tats?chliche Belastung zu analysieren, müssen die Impedanzverh?ltnisse des gesamten Systems berücksichtigt werden. Die Raumzeigermodulation (SVM) bietet insbesondere bei Mehrpunktwechselrichtern die M?glichkeit, durch die Auswahl spezifischer Schaltvektoren die Gleichtaktbelastung zu minimieren.

已翻译

赞
Waleed Sahhary

Chief Executive Officer at BWS e-Mobility Technologies GmbH, Specialist in Artificial Intelligence Basesd Electric Power Train Design and Manufacturing, Senior Consultant Electric Vehicles
举报内容
indem man einen Zero-Vector einführt, dessen Frequenz und Amplitude zur Unterdrucken der Gelichtaktspannung beitr?gt. Dies kann in Abh?ngigkeit vom aktuellen Sektor und Schaltmuster erfolgen.

已翻译

赞

3 How does SVM affect EMI noise?

EMI noise is the unwanted electromagnetic radiation that can interfere with other devices or circuits. EMI noise can be classified into differential-mode noise and common-mode noise, depending on the source and the path of the noise. The differential-mode noise is mainly caused by the high-frequency switching of the power devices and the parasitic inductances of the converter and the load. The common-mode noise is mainly caused by the CMV and the parasitic capacitances of the converter and the load. SVM can reduce the EMI noise by minimizing the switching frequency and the rate of change of voltage and current, and by selecting the switching sequences that have low common-mode noise levels.

添加您的观点

4 How do you choose the optimal SVM switching sequence?

The optimal SVM switching sequence is the one that minimizes the CMV and the EMI noise while maintaining the desired output voltage and current. There are different criteria and methods to choose the optimal SVM switching sequence, such as minimizing the switching state changes, minimizing the switching frequency, minimizing the common-mode current, minimizing the EMI spectrum, or optimizing a multi-objective function. The choice of the optimal SVM switching sequence may also depend on the type and topology of the PWM converter, such as two-level, three-level, or multilevel converters.

添加您的观点

Waleed Sahhary

Chief Executive Officer at BWS e-Mobility Technologies GmbH, Specialist in Artificial Intelligence Basesd Electric Power Train Design and Manufacturing, Senior Consultant Electric Vehicles
举报内容
Die Schaltreinfolge kann je nach Optimierungsziel anderes ausgew?hlt werden: z.B. wenn die Schaltverluste minimiert werden sollen, dann wird die Schaltreinfolge so ausgew?hlt, dass minimale Schaltvorg?nge stattfinden, das wird erreicht, in dem pro Schaltvorgang nur ein Schalter umgeschaltet wird. Sollte der Fokus auf die gleichm??ige Verteilung von Verlusten auf alle Haalbleiter-Schalter sein, dann wedren solche Schaltvorg?nge wie DSVPWM mit kontineurlichen oder split PWM ausgew?hlt

已翻译

赞

5 What are some examples of SVM switching sequences?

There are many types of SVM switching sequences, such as active vector, zero vector, adjacent vector, non-adjacent vector, discontinuous vector, or continuous vector sequences. Each type of SVM switching sequence has different advantages and disadvantages in terms of CMV and EMI noise reduction. For example, active vector sequences use only the active voltage vectors to generate the output voltage, which can achieve high voltage utilization and low harmonic distortion, but also high CMV and EMI noise levels. Zero vector sequences use only the zero voltage vectors to generate the output voltage, which can achieve low CMV and EMI noise levels, but also low voltage utilization and high harmonic distortion.

添加您的观点

6 What are some challenges and future trends of SVM for PWM converters?

SVM is a powerful and flexible technique that can reduce the CMV and the EMI noise of PWM converters, but it also poses some challenges and opportunities for further research and development. Some of the challenges include the complexity and computation cost of selecting and implementing the optimal SVM switching sequence, the trade-off between CMV and EMI noise reduction and other performance parameters, such as efficiency, power quality, and thermal stress, and the compatibility and robustness of SVM with different converter topologies, control methods, and load characteristics. Some of the future trends include the development of new SVM algorithms and strategies that can adapt to different operating conditions and objectives, the integration of SVM with advanced modulation methods, such as pulse density modulation or random pulse width modulation, and the application of SVM to emerging converter technologies, such as wide bandgap devices or modular converters.

添加您的观点

Sneha Narasimhan

PhD Candidate | Graduate Research Assistant | VP - Student Leadership Council at FREEDM Systems Center | LinkedIn - Top Electrical Engineering Voice
举报内容
Staying informed through technical platforms and research publications, professionals can keep up with these challenges and trends, driving advancements in SVM for PWM converters.

已翻译

赞

7 Here’s what else to consider

This is a space to share examples, stories, or insights that don’t fit into any of the previous sections. What else would you like to add?

添加您的观点

Power Electronics

+ 关注

给文章评分

我们借助人工智能创建了此文章。您认为这篇文章怎么样？

很棒不太好

举报此文章

查看全部

How do you reduce the common-mode voltage and the EMI noise in PWM converters using space vector modulation?

1

2

3

4

5

6

7

1 What is SVM?

2 How does SVM affect CMV?

3 How does SVM affect EMI noise?

4 How do you choose the optimal SVM switching sequence?

5 What are some examples of SVM switching sequences?

6 What are some challenges and future trends of SVM for PWM converters?

7 Here’s what else to consider

Power Electronics

给文章评分

感谢您的反馈

更多Power Electronics相关文章

更多相关阅读内容